

Europäisches Patentamt European Patent Office Office européen des brevets

(11) **EP 1 229 582 A2**

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:

07.08.2002 Bulletin 2002/32

(51) Int Cl.7: **H01L 21/78**

(21) Application number: 02002259.6

(22) Date of filing: 30.01.2002

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 31.01.2001 JP 2001023847

(71) Applicant: CANON KABUSHIKI KAISHA Ohta-ku, Tokyo (JP)

(72) Inventors:


- Yonehara, Takao
 Ohta-ku, Tokyo (JP)
- Sakaguchi, Kiyofumi Ohta-ku, Tokyo (JP)
- (74) Representative:

Leson, Thomas Johannes Alois, Dipl.-Ing. Tiedtke-Bühling-Kinne & Partner GbR, TBK-Patent, Bavariaring 4 80336 München (DE)


(54) Thin-film semiconductor device and method of manufacturing the same

(57) A thin-film semiconductor device with a reduced influence on a device formation layer in separation and a method of manufacturing the device are provided. The manufacturing method includes the step of preparing a member having a semiconductor film with a

semiconductor element and/or semiconductor integrated circuit on a separation layer, the separation step of separating the member at the separation layer by a pressure of a fluid, and the chip forming step of, after the separation step, forming the semiconductor film into chips.



EP 1 229 582 A2



25

30

40

Description

FIELD OF THE INVENTION

[0001] The present invention relates to a thin-film semiconductor device and a method of manufacturing the same.

1

BACKGROUND OF THE INVENTION

[0002] For a thin LSI chip, a technique of forming an integrated circuit and the like on a silicon substrate and then thinning the resultant structure from the lower surface side of the substrate using a grinder is known.

[0003] However, the integrated circuit and the like are formed only on the upper surface of the silicon substrate. Most parts are ground and wasted. Such a technique does not allow effectively using limited resources. [0004] On the other hand, along with micropatterning and an increase in degree of integration of semiconductor devices, the chip heat density may greatly increase. Hence, there is an urgent need of establishing a technique for thin LSI chips.

[0005] A normal semiconductor chip itself has no flexibility. If it is to be mounted on a thin device such as an IC card, the bending strength must be increased. This is because a portable device such as an IC card may receive a bending force when it is accommodated. Hence, an LSI chip and the like which are mounted on a thin device must be thin from the viewpoint of heat dissipation and mechanical flexibility.

[0006] Japanese Patent Laid-Open No. 9-312349 describes a technique for a flexible LSI chip using separation by a porous layer.

[0007] More specifically, as shown in Fig. 6A, a device formation layer 10 is formed on a semiconductor substrate 11 via a porous layer 12. The device formation layer and holding substrate 16 are bonded via an adhesive 17. After that, an external force in a direction in which the semiconductor substrate 11 and holding substrate 16 are separated from each other is applied between the semiconductor substrate 11 and the holding substrate 16. Then, separation occurs at the mechanically weak porous layer 12, and the device formation layer 10 separates from the semiconductor substrate 11 together with the holding substrate 16 (Fig. 6B).

[0008] Next, a dicing film 18 that stretches when pulled in the planar direction is jointed to the rigid holding substrate 16 side. Dicing is performed using a dicing apparatus to form a kerf 19 from the device formation layer side (Fig. 6C). After that, the dicing film is stretched in the planar direction to separate chips. Thus, thin LSI chips are completed.

[0009] However, in the above thin LSI chip forming technique, since the separation step is executed using an external force, i.e., a tensile force, a stain may be partially locally applied to the semiconductor element and/or semiconductor integrated circuit which is formed

in advance to adversely affect the device characteristics.

SUMMARY OF THE INVENTION

[0010] The present invention has been made in consideration of the above situation, and has as its object to provide a thin-film semiconductor device manufacturing method with a reduced influence on a device formation layer in separation and a thin-film semiconductor device that can be formed by the method.

[0011] It is another object of the present invention to improve device characteristics and, more particularly, element isolation characteristics by forming a thin device formation layer.

[0012] According to an aspect of the present invention, there is provided a method of manufacturing a thin-film semiconductor device, comprising the step of preparing a member having a semiconductor film with a semiconductor element and/or semiconductor integrated circuit on a separation layer, the separation step of separating the member at the separation layer by a pressure of a fluid, and the chip forming step of, after the separation step, forming the semiconductor film into chips.

[0013] According to the present invention, since the member is separated by the pressure of the fluid, local stress applied to the semiconductor element or the like in separation can be avoided.

[0014] The member may be a member obtained by forming a porous layer on a surface of a semiconductor substrate, forming the semiconductor film on a surface of the porous layer, and then forming the semiconductor element and/or semiconductor integrated circuit, or a member obtained by forming the semiconductor element and/or semiconductor integrated circuit on a surface of a semiconductor substrate and implanting ions from the surface side to a predetermined depth to form the separation layer.

[0015] After the separation step, the separation layer remaining on the semiconductor film side may be removed, and then, the chip forming step may be executed. Alternatively, after the separation step and the chip forming step, the step of removing the separation layer remaining on the semiconductor film side may be executed.

[0016] According to another aspect of the present invention, there is provided a method of manufacturing a thin-film semiconductor device, comprising the step of preparing a member having a semiconductor film with a semiconductor element and/or semiconductor integrated circuit on a separation layer, the chip forming step of forming the member into chips in desired regions, and the separation step of, after the chip forming step, separating the member at the separation layer.

[0017] When the member is separated after the chip forming step, a thin-film device can be formed by separation at the separation layer only for a non-defective

30

40

45

50

chip. Hence, the member can be efficiently separated independently of the wafer area.

[0018] According to still another aspect of the present invention, there is provided a thin-film semiconductor device obtaining by processing a member having a semiconductor film with a semiconductor element and/or semiconductor integrated circuit on a separation layer, the process comprising the separation step of separating the member at the separation layer by a pressure of a fluid, and the chip forming step of, after the separation step, forming the semiconductor film into chips.

[0019] According to still another aspect of the present invention, there is provided a thin-film semiconductor device obtaining by processing a member having a semiconductor film with a semiconductor element and/or semiconductor integrated circuit on a separation layer, the process comprising the chip forming step of forming the member into chips in desired regions, and the separation step of, after the chip forming step, separating the member at the separation layer.

[0020] Other features and advantages of the present invention will be apparent from the following description taken in conjunction with the accompanying drawings, in which like reference characters designate the same or similar parts throughout the figures thereof.

BRIEF DESCRIPTION OF THE DRAWINGS

[0021] The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.

Figs. 1A to 1G are schematic sectional views showing an embodiment of the present invention;

Figs. 2A to 2F are schematic sectional views showing another embodiment of the present invention; Figs. 3A to 3D are schematic sectional views showing an example of the embodiment of the present invention;

Figs. 4A to 4H are schematic sectional views showing an example of the embodiment of the present invention:

Figs. 5A to 5C are schematic sectional views showing an example of the embodiment of the present invention; and

Figs. 6A to 6C are schematic sectional views showing a prior art.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

(First Embodiment)

[0022] The first embodiment of the present invention will be described with reference to Figs. 1A to 1G.
[0023] First, as shown in Fig. 1A, a member 120 hav-

ing a semiconductor film 110 with semiconductor elements and/or semiconductor integrated circuits 140 on a semiconductor region 130 via a separation layer 100 is prepared. A method of forming the semiconductor elements and/or semiconductor integrated circuits 140 on the semiconductor film 110 will be described later.

4

[0024] The member 120 is separated at the separation layer 100. More specifically, a pressure by a fluid is applied to the side surface of the separation layer 100. To apply a pressure, preferably, a fluid formed from a liquid or gas is injected to the side surface of the separation layer 100 as high-pressure jet, or a static pressure is applied to the separation layer 100.

[0025] In separation, the member 120 may be bonded to a support member 300 via an adhesive layer 310 (Fig. 1B). The step of bonding the member to the support member 300 may be omitted. As the adhesive layer, an epoxy-based adhesive or another adhesive can be used.

[0026] Thus, the member 120 is separated at the separation layer 100 (Fig. 1C).

[0027] Next, the separation layer 100 is partitioned to desired semiconductor elements and/or semiconductor integrated circuits by kerfs to form chips (Fig. 1D), thereby obtaining one or a plurality of thin-film semiconductor devices 350. Then, cracks in the planar direction are formed in the separation layer 100 to separate the thin-film semiconductor devices 350 as chips from the member 120. The bottom surface of each kerf in Fig. 1D need not always reach the adhesive layer 310. For example, the support member 300 is made of a stretchable material. In this case, even when the semiconductor film 110 is not completely separated, the chips can be extracted by stretching the support member 300.

[0028] In some cases, portions 111 of the separation layer 100 remain on the thin-film semiconductor devices 350. After the separation step and before chip formation step, the remaining portions 111 may be removed by polishing, grinding, or etching. Instead polishing or the like, annealing in an atmosphere containing hydrogen may be executed. After the chip formation step, the remaining portions 111 on the bottom surfaces of the thin-film semiconductor devices 350 may be, e.g., individually removed.

[0029] After chip formation, connection to another circuit or packaging becomes possible. Packaging may be executed while leaving the remaining portions. That is, the thin-film semiconductor device 350 can be mounted on a support substrate 170 via the remaining separation layer 111, as shown in Fig. 1F, or can be transferred onto a plastic card, as shown in Fig. 1G. Reference numeral 180 denotes a sealing resin; 190, a wire; 200, a sealing resin/film; and 210, a plastic card. Since the remaining separation layer can serve as a gettering site, the resistance against metal contamination during the processes increases.

[0030] Figs. 4A to 4H are enlarged views of a region 500 in Fig. 1B and regions related to it.

[0031] Fig. 4A shows a state wherein the device layer 140 and support member 300 are bonded via the adhesive layer 310. Fig. 4B shows a state wherein separation was performed at the separation layer 100. Fig. 4C shows a state wherein the structure formed by bonding the support member 300 and device layer 140 is mounted on a package board 510. Reference numeral 515 denotes an adhesive layer. Fig. 4D shows a state wherein the semiconductor element and/or semiconductor integrated circuit 140 is separated from the support member 300. When kerfs reaching the support member 300 are formed at the time of chip formation in Fig. 1D, the thinfilm semiconductor device can be placed on the package board 510 while keeping the device layer 140 bonded to the support member 300, and after that, the support member 300 can be removed in the steps shown in Figs. 4C and 4D.

[0032] Fig. 4E shows a detailed example of a structure obtained by connecting the package board 510 and device layer by an interconnection 520. Fig. 4F shows an example in which the device is mounted on an IC card 530. In Figs. 4E and 4F, an opposite side of the device layer 140 is bonded to the package board as a bonding surface. Instead, the device layer 140 side may be bonded to the package board as a bonding surface, as shown in Figs. 4G and 4H.

(Member, Separation Layer)

[0033] To form the member 120, a method using a porous layer formed by anodizing or a method using an ion-implanted layer formed by implanting ions of hydrogen, nitrogen, or a rare gas such as helium is mainly used.

[0034] In the former method, first, a silicon substrate is anodized to form the porous layer 100 functioning as a separation layer on the surface. After the semiconductor film 110 is formed on the porous layer by CVD or the like, a semiconductor element and/or semiconductor integrated circuit is formed on the semiconductor film 110 by a normal semiconductor manufacturing process. Thus, the member 120 is obtained.

[0035] In the latter method, a semiconductor element and/or semiconductor integrated circuit is formed on the surface of a silicon substrate (or epitaxial wafer). After a protective film is formed on the surface of the element or the like as needed, hydrogen ions are implanted to a desired depth to form an ion-implanted layer functioning as a separation layer. Thus, the member 120 is obtained. A device may be formed in a region on the substrate surface side after the ion-implanted layer is formed at a predetermined depth from the silicon substrate surface. If the dose is large, a separation phenomenon may occur during the device forming process. Hence, the dose is reduced (and annealing is then performed as needed) for design not to cause separation during the device forming process.

[0036] When a porous layer is to be formed using an-

odizing, a plurality of porous layers having different porosities may be formed. For example, a two-layered structure including a high-porosity layer and low-porosity layer from the semiconductor region 130 side may be formed. Alternatively, a three-layered structure including a first low-porosity layer, high-porosity layer, and second low-porosity layer from the semiconductor region 130 side may be formed. The porosity of a high-porosity layer can be 10% to 90%. The porosity of a low-porosity layer can be 0% to 70%. To form a plurality of layers having different porosities, the current density in anodizing is changed, or the type or concentration of an anodizing solution is changed.

[0037] When a porous layer is formed by anodizing, a protective film forming process of forming a protective film such as a nitride film or oxide film on the inner walls of pores in the porous layer or an annealing process in an atmosphere containing hydrogen is preferably performed before growing the semiconductor film 110 on the porous layer. It is also preferable to execute the annealing process after the protective film forming process.

[0038] When the semiconductor film 110 is to be grown by CVD, the semiconductor film 110 is preferably slowly grown at 20 nm/min or less to a predetermined thickness (e.g., 10 nm).

(Semiconductor Film)

[0039] As the semiconductor film 110, a non-porous single-crystal silicon thin film or a compound semiconductor film such as a GaAs, InP, or GaN film can be used. When the semiconductor film is made of single-crystal silicon, SiH₂Cl₂, SiHCl₃, SiCl₄, SiH₄, or HCl gas may be added as a source gas. The forming method is not limited to CVD, and MBE or sputtering can also be used.

[0040] After the porous layer is subjected to first annealing in an atmosphere containing hydrogen, second annealing is preferably executed at a temperature higher than that for the first annealing before the thin film is grown. The first annealing temperature can be 800°C to 1,000°C, and the second annealing temperature can be 900°C to melting point. With this process, pores on the surface of the porous layer can be sufficiently sealed. For example, the first annealing may be executed at 950°C, and the second annealing may be executed at 1,100°C.

(Member)

40

50

[0041] As the member 120, not only a single-crystal silicon wafer prepared by the CZ method, MCZ method, or FZ method but also a wafer having a substrate surface annealed in hydrogen or epitaxial silicon wafer can also be used. Not only silicon but also a compound semiconductor substrate such as a GaAs substrate or InP substrate can be used.

(Semiconductor Element and/or Semiconductor Integrated Circuit)

[0042] As the semiconductor element and/or semiconductor integrated circuit 140, an element such as a CMOS, bipolar transistor, diode, coil, or capacitor, or a semiconductor integrated circuit such as a DRAM, microprocessor, logic IC, or memory can be formed. The application purposes of the element or circuit include an electronic circuit, oscillation circuit, light receiving/emitting element, optical waveguide, and various sensors.

[0043] A trench or LOCOS (local oxidation) portion used for element isolation is also preferably made to reach the porous layer.

[0044] Portions between the prospective separated chips may be subjected to LOCOS or mesa etching to remove the semiconductor film between the chips.

(Separation)

[0045] For separation, a fluid such as a liquid or gas, i.e., high-pressure fluid jet is injected to the side surface of the separation layer.

[0046] As a fluid, a liquid such as water, an etchant, or alcohol, or a gas such as air, nitrogen gas, or argon gas can be used. An ultrasonic vibration may be applied in separation.

[0047] For separation, if the porous layer or ion-implanted layer serving as a separation layer is not exposed to the side surface of the member, the porous layer may be exposed.

[0048] For separation under a static pressure (under the pressure of a fluid that substantially stands still), for example, the following pressure application mechanism is necessary.

[0049] That is, a closed space forming member for forming a closed space by surrounding at least part of the peripheral portion of the member, and a pressure application mechanism capable of applying a pressure higher than that of the external space into the closed space are required.

[0050] Especially when the separation layer is formed by implanting hydrogen ions, nitrogen ions, He ions, or rare gas ions, and the resultant structure is annealed at about 400° C to 600° C, a microcavity layer (microbubble layer) formed by ion implantation coagulates. A chip may be separated using this phenomenon in addition to a pressure by a fluid. The structure may be heated by a CO_2 laser or the like.

[0051] To form chips from the separation layer side, a normal dicing apparatus can be used. Alternatively, etching, laser abrasion, ultrasonic cutter, or high-pressure jet (e.g., water jet) can be used. For etching, HF + $\rm H_2O_2$, HF + $\rm HNO_3$, or an alkali solution can be used as an etchant. Examples of the laser are a YAG laser, $\rm CO_2$ laser, and excimer laser.

(Second Embodiment)

[0052] The second embodiment of the present invention will be described next with reference to Figs. 2A to 2F.

[0053] As in the first embodiment, a member 120 having a semiconductor film 110 with semiconductor elements and/or semiconductor integrated circuits 140 on a semiconductor region 130 via a separation layer 100 is prepared. (Fig. 2A).

[0054] The member 120 is bonded to a support member 300 via an adhesive layer 310, as needed (Fig. 2B). [0055] Next, kerfs 400 are formed in the member 120 from the semiconductor region 130 side to separate the member into desired semiconductor elements and/or semiconductor integrated circuits, thereby forming chips (Fig. 2B). The bottom surface of each kerf preferably reaches a portion near the interface between the semiconductor film 110 and the support member 300 or a portion near the adhesive layer 310. A small semiconductor region 500 formed as a chip is separated from the member 120 (Fig. 2C). Thus, a thin-film semiconductor device is manufactured.

[0056] Figs. 2D to 2F show an example of a method of packaging the thin-film semiconductor device 500. As shown in Fig. 2D, the small semiconductor region 500 is mounted on a plastic card. After the small semiconductor region 500 is separated at a separation layer 115, the resultant structure is sealed by a resin 200. The packaging method is not limited to this. After the chip forming step, the small semiconductor region 500 may be extracted, as shown in Fig. 3A, separated by forming a crack in the planar direction in the separation layer 115 (Fig. 3B), and mounted on a substrate 215. In this case, the semiconductor element side may face upward, as shown in Fig. 3C, or may be used as a bonding surface, as shown in Fig. 3D.

[0057] The separation step is executed after a chip is formed, i.e., after the separation area is largely decreased as compared to the entire silicon wafer. Hence, an external force such as a tensile force, compression force, or shearing force may be used. Preferably, the region is separated using the above-described fluid. The region may be separated by heating the separation layer 115. Especially, when the separation layer is formed from an ion-implanted layer of hydrogen or the like, the separation layer is also preferably locally heated using a laser or the like.

[0058] The description in the above first embodiment directly applies to the separation layer, semiconductor film, member, and semiconductor element and/or semiconductor integrated circuit.

[0059] When the separation step is executed after the chip forming step, as in this embodiment, local stress concentration to a semiconductor element can be reduced as compared to a case wherein a large-area portion is separated at once. Additionally, when only non-defective chips are separated, the yield can be im-

40

proved.

(Example 1)

[0060] A p-type single-crystal Si substrate having a resistivity of 0.01 Ω -cm was prepared. The substrate surface was anodized in an HF solution. The anodizing conditions were

Current density: 7 (mA·cm⁻²)

Anodizing solution: $HF : H_2O : C_2H_5OH = 1 : 1 : 1$

Time: 11 (min)

Thickness of porous Si layer: 12 (µm)

[0061] The porosity of the porous Si layer was adjusted such that a high-quality epitaxial Si layer could be formed on the porous Si layer and the porous Si layer could be used as a separation layer. More specifically, the porosity was 20%. The thickness of the porous Si layer is not limited to the above thickness and may be several hundred μm to 0.1 μm . The type of the single-crystal Si substrate is not limited to the p type and may be n type. The resistivity of the substrate is not limited to the particular value. The substrate typically has a resistivity ranges from 0.001 to 50 $\Omega \cdot$ cm, preferably from 0.005 to 1 $\Omega \cdot$ cm, and more preferably from 0.005 to 0.1 $\Omega \cdot$ cm.

[0062] This single-crystal Si substrate was oxidized in an oxygen atmosphere at 400°C for 1 hr. The inner walls of pores in the porous Si layer were covered with a thermal oxide film. After that, the surface of the porous Si layer was dipped in hydrofluoric acid to remove only the oxide film on the surface of the porous Si layer while leaving the oxide film on the inner walls of the pores. Next, a 3- μ m thick single-crystal Si layer was epitaxially grown on the porous Si layer by CVD (Chemical Vapor Deposition). The growth conditions were

Source gas: SiH₂Cl₂/H₂ Gas flow rate: 0.5/180 l/min Gas pressure: 80 Torr Temperature: 950°C

Growth rate: 0.3 µm/min

[0063] The single-crystal Si layer may be grown on the porous Si layer to have a thickness ranges from several nm to several hundred μm in accordance with applications or devices to be manufactured.

[0064] Before the epitaxial growth, annealing was executed in an atmosphere containing hydrogen. The purpose was to seal surface pores. In addition to this annealing, small Si atoms may be added by a source gas or the like to compensate for atoms for surface pore sealing.

[0065] A resultant member can be handled as a wafer that is identical to a normal epitaxial wafer. Only a different point is that the porous Si layer is formed under the epitaxial layer. A circuit such as a microprocessor,

logic IC, or memory was formed on the epitaxial layer. With the same processes as in normal manufacturing, an LSI having performance identical to a conventional LSI could be formed. After epitaxial growth and before device region formation, it is also preferable to anneal the structure in a hydrogen atmosphere.

[0066] A Si region of the porous Si layer is depleted and has a high resistance. With this structure, high-speed operation and low power consumption of a device can be realized as if an SOI were used.

[0067] When a trench is used for element isolation, the chip area can be reduced, and the number of chips available from a wafer increases. When a trench or LOCOS reached the porous Si layer, insulation between elements could be achieved as well as the high resistance of the porous Si layer.

[0068] The thus formed LSI is normally subjected to lower-surface grinding and chip formation by dicing. In Example 1, the entire wafer was separated into the substrate side and LSI side at a porous Si layer formed in advance.

[0069] For separation, a fluid pressure was used. More specifically, separation was performed by injecting high-pressure water jet to the side surface of the porous Si layer.

[0070] As a fluid, for example, a gas, a liquid, or a gas or liquid containing solid granules or powder can preferably be used. In Example 1, water jet (to be referred to as "WJ" hereinafter) was used. Alternatively, air jet, nitrogen gas jet or another gas jet, liquid jet except water, liquid jet containing ice or plastic pieces or abrasives, or a static pressure thereof may be applied. As a characteristic feature of a fluid, it can enter a very small gap to increase the internal pressure and also distribute the external pressure. As another characteristic feature, since no excessive pressure is partially applied, a portion that is most readily separated can be selectively separated. This is an optimum means for separating the entire thin layer on which semiconductor devices have already been formed, as in the present invention.

[0071] In separation, the surface side is preferably supported by another support member. For example, a flexible sheet, glass substrate, plastic substrate, metal substrate, or another semiconductor substrate can be used. Such a support member is bonded to the device formation surface side of the substrate with an adhesive. [0072] A fluid was applied to a portion near the edge of the first substrate supported by the support member to separate the entire porous Si layer. In applying a fluid, the porous Si layer is preferably exposed to the edge of the first substrate. When the porous Si portion having a concave portion is exposed, a fluid pressure can be more efficiently applied to the porous Si layer.

[0073] The porous Si remaining on the device layer side may be removed or not.

[0074] After that, the device-layer side was cut into a chip a size, and each chip was packaged. Wire bonding may be done from the upper surface side while placing

the separated surface on a package board. Alternatively, a chip may be packaged with its upper surface facing down. Fig. 5A shows a schematic view. Reference numeral 510 denotes a package board; 520, an interconnection; 141, trench isolation; 142, a bipolar transistor; 143, well isolation; 144, a PMOS transistor; 145, an NMOS transistor. The trench isolation 141 may reach a separation layer 100.

[0075] When a semiconductor device is directly mounted on a plastic card, an IC card can be formed. [0076] Fig. 5B shows an example in which the device is mounted on an IC card while making the device layer side face upward. Fig. 5C shows an example in which the device layer side faces downward.

[0077] When the package board is used as a heat sink, the heat dissipation properties can be greatly improved as compared to a conventional back grinder scheme. Generally, the thickness of the wafer that can be achieved by back-grinding the back surface of the wafer using the back grinder is to a several hundred μ m. In the present invention, the "thickness of surface epitaxial layer + thickness of part of porous Si layer (total thickness $< 10 \mu m$)". For this reason, the distance between the heat generation source of the device and the heat sink decreases, and the heat dissipation properties greatly improve. OEIC (OptoElectronic Integrated Circuits) may be formed on the epitaxial layer, and the chip may be packaged on a transparent substrate or optical waveguide. In formation a chip, the chip size is preferably 10 cm \times 10 cm or less, more preferably, 5 cm \times 5 cm or less, and most preferably 2 cm \times 2 cm or less.

[0078] The single-crystal Si substrate that remained after separation could be re-used in the same process after surface re-polishing, etching, or annealing in an atmosphere containing hydrogen was executed as needed. The substrate may be used for another purpose.

(Example 2)

[0079] In Example 1, a single porous layer was used. In Example 2, two porous layers having different porosities were formed.

[0080] First, the surface of a silicon substrate was anodized under the following conditions.

Current density: 8 (mA · cm⁻²)

Anodizing solution: $HF : H_2O : C_2H_5OH = 1 : 1 : 1$

Time: 5 (min)

Thickness of porous Si layer: 6 (μ m)

[0081] Then, anodizing was executed under the following conditions.

Current density: 33 (mA·cm⁻²)

Anodizing solution: $HF : H_2O : C_2H_5OH = 1 : 1 : 1$

Time: 80 (sec)

Thickness of porous Si layer: 3 (µm)

[0082] With these processes, a high-porosity layer having a porosity of 45% and a low-porosity layer having a porosity of 20% were formed from the single-crystal silicon substrate side. After that, an epitaxial silicon layer was formed on the low-porosity layer under the same conditions as in Example 1, and an integrated circuit and the like were formed.

[0083] After that, water was injected to the porous Si layer to separate the substrate. Separation occurred near interface between the above-described two porous layers.

[0084] The thicknesses of the two porous layers need not always be 6 $\mu m/3~\mu m$. The thicknesses can be changed by changing the anodizing conditions. The anodizing solution need not always be HF: $H_2O:C_2H_5OH=1:1:1$. Instead of ethanol, another alcohol such as IPA (isopropyl alcohol) may be used. An alcohol serving as a surfactant aims at preventing reactive bubbles from sticking to a wafer surface. Hence, a surfactant other than an alcohol may be used. Alternatively, surface sticking bubbles may be removed by an ultrasonic wave without adding any surfactant.

[0085] After separation, the same chip forming step as in Example 1 was performed to manufacture a thin-film semiconductor device.

(Example 3)

[0086] A p-type single-crystal Si substrate having a resistivity of 14 Ω -cm was prepared. The plane orientation was <100>. A circuit formation layer for a microprocessor, logic IC, memory, or the like was formed on the surface of the single-crystal Si substrate.

[0087] Hydrogen ions were implanted from the circuit formation layer side to a predetermined depth (in Example 3, a depth of 0.5 μm from the surface side), thereby forming an ion-implanted layer. The dose was several 10^{16} to $10^{17}/cm^2.$ Before implantation, a protective film of SiO_2 may be formed on the uppermost surface by CVD.

[0088] Next, the device formation layer and a plastic substrate (or a glass substrate, Si substrate, flexible film, or adhesive tape) serving as a support member were bonded with an adhesive. After that, nitrogen ions were injected to the side surface of the ion-implanted layer to execute the separation step.

[0089] The chip forming step was performed, as in Example 1, to form an IC card.

(Example 4)

[0090] A p-type single-crystal Si substrate having a resistivity of 0.01 Ω -cm was prepared. The substrate surface was anodized in an HF solution. The anodizing conditions were

Current density: 8 (mA · cm⁻²)

Anodizing solution: HF: $H_2O: C_2H_5OH = 1:1:1$

40

20

30

40

45

50

55

Time: 5 (min)

Thickness of porous Si layer: 6 (μm)

[0091] Then, anodizing was executed under the following conditions.

Current density: 33 (mA · cm⁻²)

Anodizing solution: $HF : H_2O : C_2H_5OH = 1 : 1 : 1$

Time: 80 (sec)

Thickness of porous Si layer: 3 (µm)

[0092] A high-porosity layer having a porosity of 45% and a low-porosity layer having a porosity of 20% were formed from the single-crystal silicon substrate side. After that, an epitaxial silicon layer was formed on the low-porosity layer under the same conditions as in Example 1, and an integrated circuit and the like were formed. Next, the device layer side was bonded to a plastic substrate (or a glass substrate, Si substrate, flexible film, or adhesive tape) serving as a support member with an adhesive. After that, dicing, i.e., chip formation was performed from an opposite side of the epitaxial layer, i.e., the single-crystal silicon substrate side, thereby separating the substrate into small regions.

[0093] Next, while holding each small region by a holding means such as vacuum holders (tweezers), the above-described adhesive was, e.g., melted, as needed, to extract a chip. The chip was mounted on a package board such that the device layer side was used as a bonding surface. After that, a tensile force was applied to separate the substrate at the separation layer. In this way, a thin-film semiconductor device could be formed on the package board. This chip was sealed with a plastic resin to form an IC card.

[0094] According to the present invention, the separation step in forming a thin-film semiconductor device is executed using a fluid or executed after a silicon wafer is formed into desired small regions. With this process, a thin-film semiconductor device can be manufactured with a reduced influence on the device formation layer in separation.

[0095] As many apparently widely different embodiments of the present invention can be made without departing from the spirit and scope thereof, it is to be understood that the invention is not limited to the specific embodiments thereof except as defined in the appended claims.

[0096] A thin-film semiconductor device with a reduced influence on a device formation layer in separation and a method of manufacturing the device are provided. The manufacturing method includes the step of preparing a member having a semiconductor film with a semiconductor element and/or semiconductor integrated circuit on a separation layer, the separation step of separating the member at the separation layer by a pressure of a fluid, and the chip forming step of, after the separation step, forming the semiconductor film into chips.

Claims

 A method of manufacturing a thin-film semiconductor device, comprising:

the step of preparing a member having a semiconductor film with a semiconductor element and/or semiconductor integrated circuit on a separation layer;

the separation step of separating the member at the separation layer by a pressure of a fluid; and

the chip forming step of, after the separation step, forming the semiconductor film into chips.

- 2. The method according to claim 1, wherein the member is obtained by forming a porous layer on a surface of a semiconductor substrate, forming the semiconductor film on a surface of the porous layer, and then forming the semiconductor element and/or semiconductor integrated circuit.
- 3. The method according to claim 2, wherein the semiconductor film is formed on the surface of the porous layer after forming a protective film on inner walls of pores in the porous layer.
- 4. The method according to claim 1, wherein the member is obtained by forming the semiconductor element and/or semiconductor integrated circuit on a surface of a semiconductor substrate and implanting ions from the surface side to a predetermined depth to form the separation layer.
- 5. The method according to claim 2, wherein the semiconductor substrate is a single-crystal silicon substrate or a compound semiconductor substrate.
 - 6. The method according to claim 4, wherein the semiconductor substrate is a single-crystal silicon substrate or a compound semiconductor substrate.
 - 7. The method according to claim 1, wherein the separation step is executed by applying the pressure of the fluid to the separation layer.
 - 8. The method according to claim 1, wherein after the separation step, the separation layer remaining on the semiconductor film side is removed, and then, the chip forming step is executed.
 - 9. The method according to claim 1, wherein after the separation step and the chip forming step, the step of removing the separation layer remaining on the semiconductor film side is executed.
 - 10. A method of manufacturing a thin-film semiconductor device, comprising:

30

35

40

45

50

55

the step of preparing a member having a semiconductor film with a semiconductor element and/or semiconductor integrated circuit on a separation layer;

the chip forming step of forming the member into chips in desired regions; and the separation step of, after the chip forming step, separating the member at the separation layer.


11. A thin-film semiconductor device obtaining by processing a member having a semiconductor film with a semiconductor element and/or semiconductor integrated circuit on a separation layer, the process comprising:


the separation step of separating the member at the separation layer by a pressure of a fluid; and

the chip forming step of, after the separation 20 step, forming the semiconductor film into chips.

12. A thin-film semiconductor device obtaining by processing a member having a semiconductor film with a semiconductor element and/or semiconductor integrated circuit on a separation layer, the process comprising:


the chip forming step of forming the member into chips in desired regions; and the separation step of, after the chip forming step, separating the member at the separation layer.

















































Europäisches Patentamt

European Patent Office

Office européen des brevets



(11) **EP 1 229 582 A3**

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3: 19.10.2005 Bulletin 2005/42

(51) Int Cl.⁷: **H01L 21/78**, H01L 21/762

(43) Date of publication A2: **07.08.2002 Bulletin 2002/32**

(21) Application number: 02002259.6

(22) Date of filing: 30.01.2002

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR
Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 31.01.2001 JP 2001023847

(71) Applicant: CANON KABUSHIKI KAISHA Ohta-ku, Tokyo (JP)

(72) Inventors:


- Yonehara, Takao Ohta-ku, Tokyo (JP)
- Sakaguchi, Kiyofumi Ohta-ku, Tokyo (JP)
- (74) Representative: TBK-Patent Bavariaring 4-6 80336 München (DE)

(54) Thin-film semiconductor device and method of manufacturing the same


(57) A thin-film semiconductor device with a reduced influence on a device formation layer in separation and a method of manufacturing the device are provided. The manufacturing method includes the step of preparing a member having a semiconductor film with a

semiconductor element and/or semiconductor integrated circuit on a separation layer, the separation step of separating the member at the separation layer by a pressure of a fluid, and the chip forming step of, after the separation step, forming the semiconductor film into chips.

FIG. 1C



EP 1 229 582 A3





EUROPEAN SEARCH REPORT

Application Number EP 02 00 2259

	Citation of document with indica	ation where appropriate	Releva	ant CLASSIFICATION OF THE
Category	of relevant passages	ation, where appropriate,	to clair	
X	W0 00/63965 A (SILICO CORPORATION; KANG, SI J) 26 October 2000 (2 * page 1, line 18 - p figures 1,6,6a,17a-17 * page 6, line 18 - p * page 12, line 10 -	EN, G; MALIK, IGOR, 000-10-26) age 2, line 28; c * age 9, line 11 *	1-9,1	1 H01L21/78 H01L21/762
Х	FR 2 784 794 A (COMMI ATOMIQUE) 21 April 20 * page 12, line 12 - figures 4-7 *	00 (2000-04-21)	10,12	
Х	US 6 010 579 A (HENLE 4 January 2000 (2000- * column 4, line 1 - figures 1-3,10-16 *	01-04)	1-9,1	1
Х	US 6 171 965 B1 (KANG 9 January 2001 (2001- * the whole document	01-09)	1-9,1	TECHNICAL FIELDS SEARCHED (Int.Cl.7)
A	US 5 071 792 A (VANVO 10 December 1991 (199 * abstract; figures 3 -	1-12-10)	1,10-	12 H01L
	The present search report has been	n drawn up for all claims		
	Place of search	Date of completion of the search		Examiner
	The Hague	25 August 2005		Hedouin, M
X : parti Y : parti docu A : tech	NTEGORY OF CITED DOCUMENTS cularly relevant if taken alone cularly relevant if combined with another ment of the same category nological background written disclosure		document, but date ed in the applica ed for other reas	published on, or ation

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 02 00 2259

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

25-08-2005

Patent document cited in search report		Publication date		Patent family member(s)		Publication date
WO 0063965	А	26-10-2000	US US US AU WO US US	6171965 6204151 6391219 4481100 0063965 2003008477 2001016402	B1 B1 A A1 A1	09-01-2001 20-03-2001 21-05-2002 02-11-2000 26-10-2000 09-01-2003 23-08-2001
FR 2784794	Α	21-04-2000	FR WO	2784794 0024054		21-04-2000 27-04-2000
US 6010579	A	04-01-2000	AU CAN PP S S S S S S S S S S S S S S S S S S	2001525991 2002055266 6048411 6159824 5985742 5994207 6146979 6013563 6159825 6155909 6245161 6162705 6290804 2002081823 9852216 2003113983 6391740 6013567 6511899 6291313 6413837 6528391 6187110 6033974 6294814 6284631	A1 A1 TA1 AAAAAAAAAAAAAAAAAAAAAAAAAAAAA	08-12-1998 19-11-1998 31-05-2000 26-04-2000 11-12-2001 09-05-2002 11-04-2000 12-12-2000 16-11-1999 30-11-1999 14-11-2000 12-12-2000 05-12-2000 12-06-2001 19-12-2000 18-09-2001 27-06-2002 19-11-1998 19-06-2003 21-05-2002 11-01-2000 28-01-2003 18-09-2001 02-07-2002 04-03-2003 13-02-2001 07-03-2000 25-09-2001 04-09-2001 08-08-2002 06-05-2003 01-01-2002 04-10-2001

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

FORM P0459

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 02 00 2259

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

25-08-2005

Patent document cited in search report		Publication date		Patent family member(s)		Publication date
US 6010579	A		US US US	2002115264 2002056519 2005070071	A1	22-08-200 16-05-200 31-03-200
US 6171965	B1	09-01-2001	AU WO	4481100 0063965		02-11-200 26-10-200
US 5071792	Α	10-12-1991	EP WO US	0537306 9209098 5185292	A2	21-04-199 29-05-199 09-02-199
			US 	5185292		09-02-199

FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82